課程介紹

This course supports both the Xilinx and Altera FPGA development boards.

VHDL and FPGA Development for Beginners and Intermediates is a course that is designed to teach students how to create and successfully simulate their VHDL design. We will also

…[更多細節]

哪些人適合這堂課？

• Engineering Students
• Engineering Managers
• Digital Logic Enthusists
• Individuals pursuing Electrical Engineering
• Anyone who wants to take it for fun!

學習目標

• Understand the design process for implementing a digital design onto a FPGA
• Learn how to simulate a design in Altera’s ModelSim and Xilinx Isim
• Learn how to use Xilinx ISE tool to program FPGA
• Debug a VHDL design using ModelSim
• Simulate a VHDL design using ModelSim
• Familiarize yourself with Altera and Xilinx tools
• Program a FPGA

課程介紹

How will you learn?
You will learn by doing the real programming. All the code and examples are explained in tutoring videos. After you adjust the existing code or you create your own, you will run simulations to verify it. If you are interested to r

…[更多細節]

哪些人適合這堂課？

• Engineering Students
• Engineering Managers
• Individuals pursuing Electrical Engineering
• Anyone who wants to take it for fun!
• Anyone wanting to learn about FPGA’s and the development process

學習目標

• Understand the design process for implementing a digital design onto a FPGA
• Learn how to simulate a design in Altera’s ModelSim and Vivado SImulator
• Learn how to use Xilinx Vivado tool to program FPGA
• Simulate a VHDL design using ModelSim
• Familiarize yourself with Altera and Xilinx tools

課程介紹

  Teach yourself the analysis and synthesis of digital systems using VHDL to design and simulate FPGA, ASIC, and VLSI digital systems. Participants learn the fundamental concepts of VHDL and practical design techniques using a Xilinx FPGA Development

…[更多細節]

哪些人適合這堂課？

• Engineers
• Hobbyists
• Makers
• Engineering Students
• Engineering Managers

學習目標

• Describe and explain VHDL syntax and semantics
• Create synthesizable designs using VHDL
• Use Xilinx FPGA development board for hand-on experience
• Design simple and practical test benches in VHDL
• Use the Xilinx Vivado toolset
• Design and develop VHDL models

課程介紹

Do you feel you’ve learned enough about microcontrollers? Do you want to learn more embedded application design techniques? How about a technique that will allow you to design high-performance systems the way professional equipment designers do?

If

…[更多細節]

哪些人適合這堂課？

• Anyone who wants to learn FPGA design.
• Arduino Makers who want to take the next step into embedded systems.
• Hardware engineers who would like to learn about the exciting field of FPGA design
• This course is not for experienced embedded engineers specialized in FPGAs.

學習目標

• Design hardware behavior with the Verilog Hardware Description Language
• Simulate Verilog Modules.
• The curriculum will take you by the hand through learning Verilog.
• In the series, you’ll learn how to simulate your designs, how to make them real in an FPGA, and finally how to design and use your own Soft Processor
• This first course is about the Verilog Hardware Description Language.
• This is NOT a System Verilog course. However, learning Verilog is a starting point if you want to learn System Verilog (Similar to learning C prior to C++).

課程介紹

Note! This course price will increase to $210 as of 1st February 2019 from $200. The price will increase regularly due to updated content. Get this course while it is still low.

LATEST: Course Updated For January 2019  OVER 2135+ SATISFIED STUDENTS

…[更多細節]

哪些人適合這堂課？

• Digital designers who have a working knowledge of HDL (VHDL) and who are new to Xilinx FPGAs
• Existing Xilinx ISE users who have no previous experience or training with the Xilinx PlanAhead suite and little or no knowledge of Artix-7, Kintex-7 or Virtex-7 devices.
• Engineers who are already familiar with Xilinx 7-series devices
• Designers who are already using Vivado for design should not take this course unless they are struggling with the basics.
• Take this course if you want save $2200 in training costs of similar training material

學習目標

• Use Vivado to create a simple HDL design
• Sythesize, Implement a design and download to the FPGA
• Create a Microblaze Soft Core Processor
• Understand the fundamentals of the Vivado Design FLow

課程介紹

This course will explain how the Universal Asynchronous Receiver Transmitter (UART) protocol can be used to transmit and receive information. The UART protocol structure is explained in great detail with many visual representations to help the studen

…[更多細節]

哪些人適合這堂課？

• You should take this course if: You have completed my Learn VHDL and FPGA Development course
• You should take this course if: You have prior experience working with VHDL and FPGA’s
• You should take this course if: You have been exposed to VHDL and FPGA’s
• You should not take this course if: You have no prior VHDL, FPGA, or digital circuit knowledge

學習目標

• Gain a solid understanding on how the UART protocol works.
• Implement a fully functional UART on their FPGA development board.
• Have a UART implementation in VHDL that they have created themselves.
• Improve their skill sets in FPGA development platforms, specifically Vivado’s Design Suite.
• Able to interpret, design, and implement a complex state machine.

課程介紹

A course designed to teach the candidate the concepts of digital systems design using FPGAs. The design is taught using a Hardware Description Language (HDL) called as VHDL. The course will discuss in-depth all the components of VHDL and how differen

…[更多細節]

哪些人適合這堂課？

• Electrical/ Electronics/ Electronics and Communication Engineering students [2nd, 3rd and Final Year]
• Engineering Diploma Students [3rd and Final Year]
• Working Professionals

學習目標

• Basics of Digital Design
• Combinational Logic design using VHDL
• Sequential Logic Deign Using VHDL
• Finite State Machines using VHDL
• FPGA design Fundamentals

課程介紹

It’s time to get your hands on an actual FPGA!

In this second part of the FPGA Embedded Design series, we’ll get our hands on an actual FPGA to bring our designs to life.

We’ll use an FPGA development board from Terasic. We’ll program a Cyclone V F

…[更多細節]

哪些人適合這堂課？

• Anyone who wants to learn FPGA design.
• Developers curious about FPGA Design.
• Embedded Engineers who want to learn about FPGAs.
• This course is not for experienced embedded engineers specialized in FPGAs.

學習目標

• Build an FPGA embedded solution from the ground up using Altera/Intel FPGAs and software.
• Apply your Verilog knowledge to real applications with FPGAs.

課程介紹

This course explains how multiple communication protocols are used and how they can be implemented onto a FPGA. Each communication protocol is explained in great detail so that the student will be able to successfully implement the communication prot

…[更多細節]

哪些人適合這堂課？

• You should take this course if: You have completed my Learn VHDL and FPGA Development course.
• You should take this course if: You have completed my FPGA Turbo Series – Implementing a UART course.
• You should take this course if: You have prior experience working with VHDL and FPGA’s.
• You should not take this course if: You have no prior VHDL, FPGA, or digital circuit knowledge.

學習目標

• Implement virtually any communication protocol on their FPGA development board.
• Improve their skill sets in FPGA development platforms, specifically Vivado’s Design Suite.
• Gain an understanding of various communication protocols.
• Have their very own set of working VHDL design files.
• Learn how to use the Xilinx development tool Vivado to implement, simulate, and program Xilinx FPGAs.

課程介紹

Altera FPGAs: Learning Through Labs with VHDL teaches students digital design using the hands on approach. This course focuses on the actual VHDL implementation compared to the theory. The best most efficient way to learn VHDL is by actually writing

…[更多細節]

哪些人適合這堂課？

• Engineering Students
• Engineering Managers
• Digital Logic Enthusists
• Individuals pursuing Electrical Engineering
• Anyone who wants to learn more about VHDL
• Anyone who wants to take it for fun!

學習目標

• Understand the design process for implementing a digital design onto a FPGA
• Program a FPGA
• Replicate all the labs demonstrated in this lab
• How to use the Altera development tools